## NLAS7222A

## High-Speed USB 2.0 (480 Mbps) DPDT Switch

ON Semiconductor's NLAS7222A series of analog switch circuits are produced using the company's advanced sub-micron CMOS technology, achieving industry-leading performance.

The NLAS7222A is a 2- to 1-port analog switch. Its wide bandwidth and low bit-to-bit skew allow it to pass high-speed differential signals with good signal integrity. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. Industry-leading advantages include a propagation delay of less than 250 ps , resulting from its low channel resistance and low I/O capacitance. Its high channel-to-channel crosstalk rejection results in minimal noise interference. Its bandwidth is wide enough to pass High-Speed USB 2.0 differential signals ( $480 \mathrm{Mb} / \mathrm{s}$ ).

## Features

- $\mathrm{R}_{\mathrm{ON}}$ is Typically $6.5 \Omega$ at $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$
- Low Bit-to-Bit Skew: Typically 50 ps
- OVT on D+ and D- up to 3.6 V
- Power OFF Protection:

When $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$, $\mathrm{D}+$ and $\mathrm{D}-\mathrm{Can}$ Tolerate up to 3.6 V

- Low Crosstalk: -45 dB @ 250 MHz
- Low Current Consumption: $1 \mu \mathrm{~A}$
- Near-Zero Propagation Delay: 250 ps
- Channel On-Capacitance: 6.5 pF (Typical)
- $\mathrm{V}_{\mathrm{CC}}$ Operating Range: +3.0 V to +3.6 V
- $>700 \mathrm{MHz}$ Bandwidth (or Data Frequency)
- This is a Pb-Free Device


## Typical Applications

- Differential Signal Data Routing
- USB 2.0 Signal Routing

Important Information

- Continuous Current Rating Through Each Switch $\pm 50 \mathrm{~mA}$
- 8 kV I/O to GND ESD Protection

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com


ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.


Figure 1. Pin Connections and Logic Diagram (Top View)

Table 1. PIN DESCRIPTION

| Pin | Function |
| :---: | :--- |
| S | Select Input |
| OE | Output Enable |
| HSD1+, HSD1-, HSD2+, <br> HSD2-, D+, D- | Data Ports |

Table 2. TRUTH TABLE

| $\mathbf{O E}$ | $\mathbf{S}$ | HSD1+, <br> HSD1- | HSD2+, <br> HSD2- |
| :---: | :---: | :---: | :---: |
| 1 | X | OFF | OFF |
| 0 | 0 | ON | OFF |
| 0 | 1 | OFF | ON |

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Positive DC Supply Voltage | -0.5 to +4.6 | V |
| $\mathrm{~V}_{\text {IS }}$ | Analog Switch Input Voltage <br> HSD1+, HSD1-, HSD2+, HSD2- <br> $\mathrm{D}+, \mathrm{D}-$ | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.3$ <br> -0.5 to +4.6 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Digital Select Input Voltage | -0.5 to +4.6 | 50 |
| $\mathrm{I}_{\mathrm{D}}$ | Continuous DC Current (Through Analog Switch) | 0.5 | V |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | -65 to +150 | mA |
| $\mathrm{~T}_{\mathrm{S}}$ | Storage Temperature | 8 | W |
| ESD | Human Body Model <br> I/O to GND <br> All Pins | ${ }^{\circ} \mathrm{C}$ |  |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Positive DC Supply Voltage | 3.0 | 3.6 | V |
| $\mathrm{~V}_{\mathrm{IS}}$ | Analog I/O Voltage (HSD1+, HSD1-, HSD2+, HSD2-) | GND | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{OS}}$ | Analog Common Output Voltage (D+, $\mathrm{D}-)$ | GND | 3.6 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Digital Select Input Voltage | GND | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range | -40 | ${ }^{+85}$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{r},} \mathrm{t}_{\mathrm{f}}$ | Input Rise or Fall Time | 0 | 15 | ns |

DC ELECTRICAL CHARACTERISTICS FOR USB 2.0 SWITCHING OVER OPERATIONAL RANGE

| Symbol | Parameter | Test Conditions | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 1) } \end{gathered}$ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (VIN) |  | 3.0 to 3.6 | 1.3 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ( $\mathrm{V}_{\text {IN }}$ ) |  | 3.0 to 3.6 | - | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{IK}}$ | Clamp Diode Voltage | $\mathrm{I}_{\text {S }}=-18 \mathrm{~mA}$ | 3.0 | - | - | -1.2 | V |
| $\mathrm{I}_{\mathrm{CC}}$ | Quiescent Supply Current | $\mathrm{V}_{\text {IS }}=\mathrm{V}_{\text {CC }}$ or GND; $\mathrm{I}_{\mathrm{D}}=0 \mathrm{~A}$ | 3.6 | - | - | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CCT }}$ | Increase in $\mathrm{I}_{\mathrm{CC}}$ per Control Voltage | $\mathrm{V}_{\text {IN }}=2.6 \mathrm{~V}$ | 3.6 | - | - | 10.0 | $\mu \mathrm{A}$ |
| 1 | Input Leakage Current | $0 \leq \mathrm{V}_{\text {IS }} \leq \mathrm{V}_{\text {CC }}$ | 3.6 | - | - | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | OFF State Leakage | $0 \leq \mathrm{V}_{\mathrm{IS}} ; \mathrm{V}_{\text {OS }} \leq \mathrm{V}_{\text {CC }}$ | 3.6 | - | - | $\pm 1.0$ | $\mu \mathrm{A}$ |
| IofF | Power OFF Leakage Current $(\mathrm{D}+\mathrm{D}-)$ | $0 \leq \mathrm{V}_{\mathrm{IS}} ; \mathrm{V}_{\mathrm{OS}} \leq \mathrm{V}_{\mathrm{CC}}$ | 0 | - | - | $\pm 1.0$ | $\mu \mathrm{A}$ |
| R ON | Switch On-Resistance | $\mathrm{V}_{\text {IS }}=0$ to $0.4 \mathrm{~V} ; \mathrm{I}_{\mathrm{D}}=8 \mathrm{~mA}$ | 3.0 | - | 6.5 | 9.0 | $\Omega$ |
| $\mathrm{R}_{\text {FLAt(ON) }}$ | On-Resistance Flatness | $\mathrm{V}_{\text {IS }}=0$ to $1.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{D}}=8 \mathrm{~mA}$ | 3.0 | - | 2.0 | - | $\Omega$ |
| $\Delta \mathrm{R}_{\text {ON }}$ | On-Resistance match from center ports to any other ports | $\mathrm{V}_{\mathrm{IS}}=0$ to $0.4 \mathrm{~V} ; \mathrm{I}_{\mathrm{D}}=8 \mathrm{~mA}$ | 3.0 | - | 0.35 | - | $\Omega$ |

1. Typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

## AC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Test Conditions | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | $\begin{aligned} & \text { Typ } \\ & \text { (Note 2) } \end{aligned}$ | Max |  |
| ton | Turn-ON Time | $\mathrm{V}_{\text {IS }}=0.8 \mathrm{~V}$ | 3.0 to 3.6 | - | 13.0 | 30.0 | ns |
| $\mathrm{t}_{\text {OFF }}$ | Turn-OFF Time | $\mathrm{V}_{\text {IS }}=0.8 \mathrm{~V}$ | 3.0 to 3.6 | - | 12.0 | 25.0 | ns |
| $\mathrm{t}_{\text {BBM }}$ | Break-Before-Make Delay | $\mathrm{V}_{\text {IS }}=0.8 \mathrm{~V}$ | 3.0 to 3.6 | 2.0 | 4.7 | 6.5 | ns |
| tpd | Propagation Delay | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | 3.0 to 3.6 | - | 0.25 | - | ns |
| $\mathrm{O}_{\text {IRR }}$ | OFF-Isolation | $\mathrm{f}=250 \mathrm{MHz} ; \mathrm{R}_{\mathrm{L}}=50 \Omega$ | 3.0 to 3.6 | - | -28 | - | dB |
| $\mathrm{X}_{\text {TALK }}$ | Non-Adjacent Channel Crosstalk | $\mathrm{f}=250 \mathrm{MHz} ; \mathrm{R}_{\mathrm{L}}=50 \Omega$ | 3.0 to 3.6 | - | -45 | - | dB |
| BW | -3 dB Bandwidth | $\mathrm{R}_{\mathrm{L}}=50 \Omega ; \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | 3.0 to 3.6 | - | 700 | - | MHz |
|  |  | $\mathrm{R}_{\mathrm{L}}=50 \Omega ; \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | - | 500 | - |  |

AC ELECTRICAL CHARACTERISTICS FOR USB 2.0 SWITCHING OVER OPERATIONAL RANGE

| $t_{\text {SK(O) }}$ | Channel-to-Channel Skew | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | 3.0 to 3.6 | - | 0.05 | - | ns |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{T}_{\text {JITTER }}$ | Total Jitter | $R_{\mathrm{L}}=50 \Omega ; \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ <br> $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=500 \mathrm{ps}$ at 480 Mbps | 3.0 to 3.6 | - | 0.2 | - |  |
| n |  |  |  |  |  |  |  |

2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

## CAPACITANCE

| Symbol | Parameter | Test Conditions | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ (Note 3) | Max |  |
| $\mathrm{C}_{\text {IN }}$ | Control Pin Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ | - | 2.5 | - | pF |
| $\mathrm{C}_{\text {ON }}$ | HSD+, HSD- ON Capacitance | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} ; \mathrm{OE}=0 \mathrm{~V}$ | - | 7.0 | - | pF |
| CofF | HSD+, HSD- OFF Capacitance | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {IS }}=3.3 \mathrm{~V} ; \overline{O E}=3.3 \mathrm{~V}$ | - | 4.5 | - | pF |

[^0]

Figure 2. $\mathrm{t}_{\text {BBM }}$ (Time Break-Before-Make)


Figure 3. $\mathrm{t}_{\mathrm{ON}} / \mathrm{t}_{\mathrm{OFF}}$


Figure 4. $\mathrm{t}_{\mathrm{ON}} / \mathrm{t}_{\mathrm{OFF}}$


Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. $\mathrm{V}_{\text {ISO }}$, Bandwidth and $\mathrm{V}_{\text {ONL }}$ are independent of the input signal direction.
$\mathrm{V}_{\text {ISO }}=$ Off Channel Isolation $=20 \log \left(\frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{V}_{\text {IN }}}\right)$ for $\mathrm{V}_{\text {IN }}$ at 100 kHz
$\mathrm{V}_{\mathrm{ONL}}=$ On Channel Loss $=20 \log \left(\frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{V}_{\mathrm{IN}}}\right)$ for $\mathrm{V}_{\mathrm{IN}}$ at 100 kHz to 50 MHz
Bandwidth $(B W)=$ the frequency 3 dB below $\mathrm{V}_{\mathrm{ONL}}$
$\mathrm{V}_{\mathrm{CT}}=$ Use $\mathrm{V}_{\text {ISO }}$ setup and test to all other switch analog input/outputs terminated with $50 \Omega$

Figure 5. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/ $V_{\text {ONL }}$


Output


Figure 6. Charge Injection: (Q)

## APPLICATIONS INFORMATION

The low on resistance and capacitance of the NLAS7222A provides for a high bandwidth analog switch suitable for applications such as USB data switching. Results for the USB 2.0 signal quality tests will be shown in this section, along with a description of the evaluation test board. The data for the eye diagram signal quality and jitter tests verifies that the NLAS7222A can be used as a data switch in low, full and high speed USB 2.0 systems.

Figures 7, 8 and 9 provide a description of the test evaluation board. The USB tests were conducted per the procedures provided by the USB Implementers Forum
(www.usb.org), the industry group responsible for defining the USB certification requirements. The test patterns were generated by a PC and MATLAB software, and were inputted to the analog switch through USB connectors J1 (HSD1) or J2 (HSD2). A USB certified device was plugged into connector J 4 to function as a data transceiver. The high speed and full speed tests used a flash memory device, while the low speed tests used a mouse. Test connectors J3 and J5 provide a direct connection of the USB device and were used to verify that the analog switch does not distort the data signals.


Figure 7. Schematic of the NLAS7222A USB Demo Board


Figure 8. Block Diagram of the NLAS7222A USB Demo Board


Figure 9. Photograph of the NLAS7222A USB Demo Board

## AND8267/D - NLAS7222A USB 2.0 Signal Quality Compliance Tests

Figures 10, 11 and 12 show the test results for USB eye diagram tests. A summary of the USB tests is provided in Table 3. The NLAS7222A passes the low, full and high
speed signal quality, eye diagram and jitter tests. Application note AND8267/D provides a detailed description of the USB 2.0 test results.


Figure 10. Low Speed Signal Quality Eye Diagram Test (NLAS7222A with $\mathrm{V}_{\mathrm{Cc}}=3.6 \mathrm{~V}$ )


Figure 11. Full Speed Signal Quality Eye Diagram Test (NLAS7222A with VCc $=3.6$ V)


Figure 12. High Speed Signal Quality Eye Diagram Test (NLAS7222A with $\mathrm{V}_{\mathrm{Cc}}=3.0 \mathrm{~V}$ )

Table 3. Summary of the USB 2.0 Signal Quality Tests Results

| Compliance Test | Low Speed | Full Speed | High Speed |
| :--- | :--- | :--- | :--- |
| Signal Quality Test | Pass | Pass | Pass |
| Signal Eye Test | Pass | Pass | Pass |
| EOP Width | 1.29 ms | 166.86 ns | 7.98 bits |
| Measured Signal Rate | 1.5140 MHz | 12.0016 MHz | 480.0685 MHz |
| Crossover Voltage Range | 1.75 to 1.83 V, |  |  |
| mean crossover $=1.78 \mathrm{~V}$ | 1.70 to 1.73 V, <br> mean crossover $=1.71 \mathrm{~V}$ | $\mathrm{~N} / \mathrm{A}$ |  |
| Connective Jitter Range | -2.2 to 2.2 ns, |  |  |
|  | RMS jitter $=1.3 \mathrm{~ns}$ | -0.2 to 0.2 ns, |  |
| RMS jitter $=0.1 \mathrm{~ns}$ | -79.4 to 77.4 ps, |  |  |
| Paired JK Jitter Range | -1.4 to 2.7 ns, | -0.1 to 0.1 ns, |  |
|  | RMS jitter $=1.3 \mathrm{~ns}$ | RMS jitter $=0.1 \mathrm{~ns}$ | -93.2 to 78.7 ps, |
|  | Raired KJ Jitter Range jitter $=24.4 \mathrm{ps}$ |  |  |
|  | -1.9 to 1.1 ns, | -0.2 to 0.1 ns, |  |
| RMS jitter $=1.0 \mathrm{~ns}$ | RMS jitter $=0.1 \mathrm{~ns}$ | -72.8 to 50.9 ps, |  |
|  |  | RMS jitter $=15.6 \mathrm{ps}$ |  |

ORDERING INFORMATION

| Device | Package | Shipping $\dagger$ |
| :--- | :--- | :---: |
| NLAS7222AMTR2G | WQFN10 <br> (Pb-Free) | $3000 /$ Tape \& Reel |
| NLAS7222AMUR2G | UQFN10 <br> (Pb-Free) |  |
| NLAS7222AMUTAG |  |  |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## PACKAGE DIMENSIONS

WQFN10, 1.4x1.8x0.4P
CASE 488AQ-01
ISSUE C


## PACKAGE DIMENSIONS

UQFN10, 1.4x1.8, 0.4P

## CASE 488AT-01

ISSUE A


BOTTOM VIEW


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

|  | MILLIMETERS |  |
| :---: | :---: | :---: |
| DIM | MIN | MAX |
| A | 0.45 | 0.60 |
| A1 | 0.00 | 0.05 |
| A3 | 0.127 | REF |
| b | 0.15 | l |
| D | 0.25 |  |
| D | 1.40 BSC |  |
| E | 1.80 BSC |  |
| e | 0.40 | BSC |
| L | 0.30 | 0.50 |
| L1 | 0.00 | 0.15 |
| L3 | 0.40 | 0.60 |

MOUNTING FOOTPRINT


ON Semiconductor and 01 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
"Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
